

SB-SOM

BOARD REVISION: 1.2


PAGE	DESCRIPTION
01	Index
02	Board Revision History
03	CompuLab CoM/SoM Interface
04	Debug Interface
05	Parallel Display Interface
06	HDMI & LVDS
07	PCIE & SATA
08	USB & Headers
09	Camera & Ethernet
10	DC Only / Main Power
11	DC / USB / Battery Power
12	Bypass: non-SoM-Specific
13	Bypass: CM-T54 Specific
14	Bypass: CM-QS600 Specific
15	Bypass: CM-T43 Specific
16	Bypass: CL-SOM-iMX6UL Specific
17	Bypass: CL-SOM-AM57x Specific
18	Bypass: CL-SOM-iMX7 Specific

CARRIER BOARD PRIMARY I2C BUS SLAVES (7bit address):


0b010,0000 - Carrier GPIO Expander
0b011,0110 - DS2786 Battery Supervisor
0b011,1001 - DVI Transmitter
0b101,0100..0b1010111 - Carrier ID EEPROM (except SB-SOM-T43)
0b101,0000..0b1010011 - Carrier ID EEPROM (SB-SOM-T43 only)
0b110,1011 - BQ24161 battery charger & power-path
0b110,1110 - PCI-E REFCLK fanout

PCB1
PCB, SB-SOM Rev 1.2

ZZ1
PARSER_VERSION_1.0



SB-SOM rev1v2



BOARD REVISION: 1.0

1. Initial Revision with support for the following SoMs:


- 1.1. CM-T43
- 1.2. CM-T54
- 1.3. CM-QS600

BOARD REVISION: 1.1

1. Power supply scheme changed to improve battery/usb powered system operation.
2. Added initial support for CL-SOM-iMX6UL board.
3. Added initial support for CL-SOM-AM57x board.
4. Board physcal dimensions increased to improve usability
5. Improved (silk) description of various board jumpers, buttons, LEDs and connectors.
6. Added production provisions
7. Added GPIO button to be used with CM-QS600
8. Improved backlight driver circuitry
9. Added pads for solderable spacers to comply with new SOM mechanical requirements
10. Removed obsolete PCIe spacers, replaced some with simple mechanical holes

BOARD REVISION: 1.2


1. Added initial support for CL-SOM-iMX7 board.
2. Changed CAN transceiver input to 100mil header. Enabling easy evaluation of each CAN bus available with SOM under evaluation, no matter which SOM I/O pin has CAN bus functionality.
3. Fixed BUG in backlight circuitly.
4. Added active driver to CARREIR_SUPPLIES_EN signal
5. Added a jumper for ALT_BOOT (force ALT_BOOT)
6. Added a jumper for 120Ohm CAN bus termination enable/disable

 CompuLab		CompuLab Ltd. (972) 4 8238567 17 HaYetsira Street Yokneam Illit, Israel 2069208 All Right reserved. Unauthorized duplication prohibited	
Size A	Title SB-SOM 02. Board Revision History		Rev 1.2
Document Number: 8000057002			
Date:	Monday, January 18, 2016	Sheet 2 of 18	


CARRIER BOARD PRIMARY I2C BUS LEVEL SHIFT

Circuitry is designed to shift I2C signals logic levels between VSB_PER (1.5V or 3.3V) and 3.3V.


NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as CM-T43/CL-SOM-IMX6UL/CL-SOM-AM57x/CL-SOM-IMX7, level shifting is not required. We use level shifting here only to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)




PRIMARY SERIAL DEBUG PORT




FULL SIZE SD SLOT (BOOTABLE)




ANALOG AUDIO



CARRIER GPIO EXPANDER




CARRIER BOARD EEPROM




NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as CM-T43/CL-SOM-IMX6UL/CL-SOM-AM57x, level shifting is not required. We use level shifting here on to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)



NOTE: In case CoM/SoM I/O is @ 3.3V levels, such as CM-T43/CL-SOM-IMX6UL/CL-SOM-AM57x, level shifting is not required. We use level shifting here on to be compatible with non-3.3V I/O CoMs (such as CM-T54 or CM-QS600)





SHENZHEN STARTEK
ELECTRONIC TECHNOLOGY
KD050C-1A-TP LCD




Place on
board bottom

POPULATED
ONLY
FOR:


VSB_3V3_DC



LVDS HEADER






CAN TRANSCEIVER
(not populated with SB-SOM-T54 and SB-SOM-QS600)



SoM NATIVE HDMI




NOTE: The native HDMI port components are not populated for the following board configurations:
SB-SOM-iMX6UL*
SB-SOM-T43*




PRIMARY mini-PCIE + uSIM1

NOTE: PCI-e is not supported with P16 and only USB interface is implemented with the following board configurations (for usb interfaced modems etc.):

- SB-SOM-T54
- SB-SOM-T43
- SB-SOM-IMX6UL




STANDARD SATA
CONNECTOR



NOTE: The P12 SATA connector is not populated for following configurations:
SB-SOM-iMX6UL*
SB-SOM-iMX7*
SB-SOM-T43*

PCIE/SATA/mSATA MUX



SECONDARY PCIE/mSATA/USB + uSIM2

Pin 43 shall be floating onboard all mSATA drives while grounded on all mini-PCI-Express daughter cards. This allows pin 43 to control U19 sel signal

JUMPER E10 REMOVED (Automatic mode):
 Displays read time in 200 select run mode.

Daughter card type in P20 selects mux mode:
P20 Empty or with mSATA daughter card:

Sata routed to P20
2nd PCI-E unused.

P20 with mPCI-E daughtercard:
Sata routed to P12

2nd PCI-E routed to P20


JUMPER E10 POPULATED (Forced Mode):
P20 is used for PCI-Express interface

P12 is used for SATA interface

VSB_3V3_DC

R77

10K/1%



DIFF_MUX_SEL

10. *Journal of the American Medical Association*, 2000; 284: 1039-1044.

© 2006 The Authors
Journal compilation © 2006 Blackwell Publishing Ltd

© 2006 The Authors
Journal compilation © 2006 Blackwell Publishing Ltd

DIFF MUX nSEL CATHO

③

1 NDS335N
E10 2 JP5 P20 is mSAT




P20 is PCIe

Jumper, black, 100mil


5

NOTE: The P20 PCIe/SATA + P14 uSIM connector are not populated for following configurations:


SB-SOM-iMX6UL*
SB-SOM-iMX7*
SB-SOM-T43*




VBUS SOURCE




USB OTG




AUXILIARY 100MIL HEADERS



SoM/CoM USB2.0 usage selector
(P26 or USB Hub upstream port)





CARRIER
USB2.0 HUB




While in most cases the ethernet LED control signals (SoM pins 4, 16 & 22) are active Low, CM-T43 & CL-SOM-AM57x ethernet leds are active high.

These provisions allow correct LED control with different SoM boards




Can be utilized only with following SoM + Carrier Combinations:
1. Stock CM-T43 + SB-SOM-T43 --> LEDs active high

Provision for active low LEDs




NOTE: The secondary ethernet RJ-45 is not populated for following configurations:

- SB-SOM-QS600*
- SB-SOM-AM57x* 9.15 E
- SB-SOM-iMX6UL*
- SB-SOM-T54*



PARALLEL CAMERA INTERFACE OPTIONS




NOTE: it is not clear whether DATA_EN is the same as WEN signal, so R42 is DNP by default

POWER/RESET/BOOT SWITCHES


Active low power button input to SoM:
Signal pulled high onboard SoM. SoM
differ with different SoMs. Please refer
reference manual for detailed informat



SoM onboard EEPROM write protection feature:
Signal pulled high onboard SoM. SoM behavior may differ
with different SoMs. Please refer to SoM specific reference
manual for detailed information.




SoM active low reset button input to SoM
SoM behavior may differ with different SoM
refer to SoM specific reference manual for
information.




SW3 Pressed = Alternative boot sequence forced
F9 Populated = Alternative boot sequence forced

ALT. BOOT:
T43, T54, AM57x, iMX6UL (pulled LOW on SoM)
LOW - normal boot sequence
HIGH - alternative boot sequence
QS600 (no pull on SoM)
HIGH - normal boot sequence
LOW - alternative boot sequence


DC INPUT




DC-to-5.25V




CHARGER BYPASS




VS3_3V3_AW SOURCE (FROM DC)




VS3_PER_AW SOURCE (FROM DC)




VS3_5V0_AW SOURCE (FROM DC)




VS3_3V3_DC SOURCE




VS3_PER_DC SOURCE




VS3_5V0_DC SOURCE




1V5 SOURCE FOR PCI-e (enabled only when main power source is DC)




RTC BATTERY





VCC_AUX1 & VCC_AUX2 sources NOT POPULATED BY DEFAULT



AUTOMATIC POWER SOURCE SWITCHING BETWEEN BATTERY / DC / USB-OTG PORT. & BATTERY CHARGER



NOTE: U21, U24, U25
U38, U39 and their
preipherals are not
populated with ATP
configurations and
the following non-ATP
configurations:
SB-SOM-QS600
SB-SOM-AM57x



```

VSB_PER_AW
SOURCE    (FROM BATTERY/USB)

```



```

VSB_3V3_AW
SOURCE    (FROM BATTERY/USB)


```




```

VSB_5V0_AW
SOURCE    (FROM BATTERY/USB)


```




VSB_PER_BAT & VSB_3V3_BAT sources



5V SOURCE FROM BATTERY (PROVISION)




CARRIER SUPPLIES ENABLE LOGIC



T54: CM-T54 drives this P1-202 high (VCC_CM) as part of powering-up.
CM-T43: A standard GPIO is exposed through P1-202. By default the GPIO is pulled up to 3.3V onboard CM-T43.
SW should drive low here when CM-T43 is in low power modes to disable carrier board supplies.
CM-QS600: We do not support low power modes with SB-SOM-QS600. Remove U42, R56 and R60 to always keep carrier board power supplies enabled.
CL-SOM-AM57x: We do not support low power modes with SB-SOM-AM57x. Remove U42, R56 and R60 to always keep carrier board power supplies enabled.
CL-SOM-IMX6UL: IMX6UL drives P1-202 low as soon as it enters low power mode. This signal is pulled through 100K to 3.3V onboard CL-SOM-IMX6UL.
CL-SOM-IMX7: IMX7 drives P1-202 low as soon as it enters low power mode. This signal is pulled through 100K to 3.0V onboard CL-SOM-IMX7.


PCI-Express BYPASS

Allows using the PCI-Express lane differential pairs for alternate functions through a 100MIL header.
Useful with CoM/SoM where PCI-Express function is not available




USB3.0 BYPASS

Allows using the USB 3.0 RX & TX differential pairs for alternate functions through a 100MIL header.
Useful with CoM/SoM where USB3.0 function is not available



HDMI BYPASS (Secondary Ethernet)



USB CHARGER LOGIC (iMX6UL / iMX7)

DO NOT POPULATE BY DEFAULT!


CL-SOM-IMX6UL / CL-SOM-IMX7 should drive the P1-192, RESERVED open drain signal LOW whenever a USB charger is connected (and detected) to P3 USB OTG connector. P1-192 is only 3.3V tolerant. Please refer to respective SOM hardware reference manual for additional details.

This circuitry allows SBC-IMX6UL / SBC-IMX7 to source VCC_CM (main power rail for SoM) from VBUS0 rail upon detection of a USB charger on P3 connector (USB OTG).

No DC Power & Dead Battery (only power source is USB) case:


Since BQ24161 USB power input is open by default (allowing BQ24161 to source VCC_CM from VBUS0), system will be able to start from USB charger on P3. The drawback here, is that when a VBUS0 is generated from a simple upstream USB host port (not a charger), the system would constantly try to start, until a charger is connected to P3 with the following infinite loop:

1. Start
2. Detect that upstream USB is not a charger
3. Power-off
4. repeat from step 1 above




PRODUCTION SPECIFIC PROVISIONS not assembled by default

Production power rail - always on



Boot sequence auto-toggle logic




Board power-cycle logic

Boardwide power Cycle is triggered by a low, 1uS (min) pulse on the MAIN_PWR_CYCLE signal

NOTE:
This circuitry allows a GPIO to generate a full board power-cycle.
The following conditions must be met for this circuit to work as designed:

1. All board supplies enable logic must be tied high as detailed below:
- 1.1. U42, R56 & R60 removed
- 1.2. R56 assembled
2. DC supply control must be controlled by U29
- 2.1. R122 assembled
3. No Battery should be connected to P19 Connector
4. No USB power source must be connected to P3 connector



CM-T54 combined with SB-SOM-T54

Allows CM-T54 to operate from VBUS0 (overcoming the initial 100mA current limit of USB), as described in CM-T54 reference manual chapter 5.5



3,8,14 P1-161_GPIO4 <<< OR R73 CARRIER_I2C_SCL_VPER 3,4,9,11,14
3,8 P1-163_GPIO5 <<< OR R74 CARRIER_I2C_SDA_VPER 3,4,9,11,14

3,4 P1-111_UARTDBG_TX RS232 TXD R228 OR RS232DB_TXD_CON 4
3,4 P1-117_UARTDBG_RX RS232 RXD R217 OR RS232DB_RXD_CON 4

P1-181 = VAC_DETECT








VAC_DETECT Default settings:

1. VAC_OK on request is registered by CM-T54 upon rising of VAC_DETECT voltage above 3.6V(max), or falling of VAC_DETECT voltage below 2.8V(min).
2. In case VCC_ON & BACKUP Battery are not available while VAC_DETECT rises above 3.6V(max), CM-T54 transitions from 'NO SUPPLY' power state to 'BACKUP' power state.
3. This CM-T54 input is tolerant to voltages between 0V & 10V



SBC2-QS600

CM-QS600 combined with SB-SOM-QS600



SB-SOM-QS600 Specific Provisions Populated only for SB-SOM-QS600

SB-SOM-QS600 USB HOST POWER CONTROL

SB-SOM-XXX uses the 3.3V USBPWR_EN function on pin 156 of SoM/CoM interface to enable VBUS1 (VBUS1) rail for the USB Hub / P26 USB connector (page8). Using pin 156 with SB-SOM-QS600 is not possible since a 3.3V signal is required to enable VBUS1, while a 1.8V GPIO is routed to pin 156 onboard CM-QS600.

To overcome this, we are using pin 200 of CM-QS600 interface, (which has 3.3V GPIO functionality with all CM-QS600 configurations), with SB-SOM-QS600, allowing VBUS1 control by means of 3.3V GPIO.

3.8 P1-200_GPIO7 → R149 → VBUS1_EN_3V3 8

SB-SOM-QS600 USB Hub upstream port

Normally, SB-SOM-XXX uses the SoM USB2.0 port on pins 170 & 172 as the upstream USB port of the carrier USB Hub (page8). CM-QS600 does not implement a USB2.0 interface on pins 170 & 172.


To overcome this, we are using the USB port CM-QS600 implements on pins 164 & 166 as the upstream USB port of SB-SOM-QS600 USB Hub.

3.8 P1-164_HSUSB2_DN → R190 → MUX_DN 8
3.8 P1-166_HSUSB2_DP → R191 → MUX_DP 8

CM-QS600 BOOT STRAPS & SEQUENCES

Normal Boot sequence:
1st device: CM-QS600 onboard eMMC.
2nd device: None

Alternate Boot Sequence:
1st device: SD card in SB-SOM-QS600 full size SD slot
2nd device (if bootload not found in first device): CM-QS600 onboard eMMC.



NOTE:
While the ALT_BOOT signal logic of most CoM/SoMs is as follows:
Z or 0 => Normal Boot Sequence
1 => Alternate Boot Sequence
CM-QS600 ALT_BOOT signal logic is inverted as shown below:
0 => Alternate Boot Sequence.
1 => Normal boot sequence.

NOTE:
By default, P1-73 is a GPIO sensed by CM-QS600 fastboot firmware. In case this signal is low, fastboot SW does not move forward with CM-QS600 boot process, it stops and communicates with host PC through USB port P1. Press SW4 to stop CM-QS600 in fastboot mode (useful for SW dev)

Power-Down Parallel RGB Shifters

Keep Parallel RGB interface disabled with SB-SOM-QS600 since this interface is not available with CM-QS600 SoM/CoM

VSB_PER_DC → R96 → DISPLAYSHIFTER_NOE 5

SB-SOM-QS600 PRIMARY I2C BUS

3.8 P1-69_SPI_CLK → R66 → CARRIER_I2C_SCL_VPER 3.4,9,11,13
3.8 P1-58_SPI_CS0 → R67 → CARRIER_I2C_SDA_VPER 3.4,9,11,13

SB-SOM-QS600 POWER

This enables operation of CM-QS600 from battery
Please note that while CM-QS600 power can be supplied directly from battery, most carrier board components require DC power source to be available for normal operation



SB-SOM-QS600 GPIO Expander Interrupt

SB-SOM-XXX uses the GPIO function on pin 60 of SoM/CoM interface as an interrupt for SB-SOM-XXX onboard gpio-expander.

Using pin 60 with CM-QS600 is not possible since no GPIO is available on CM-QS600 pin 60 under certain conditions (with WB option of SoM).

To overcome this we are using pin 161 of SoM/CoM interface, (which has GPIO functionality with all CM-QS600 configurations), with SB-SOM-QS600

3.8,13 P1-161_GPIO4 → R131 → EXPANDER_NINT 4

SB-SOM-QS600 Ethernet LEDs

NOTE: QS600 ethernet controller must be properly configured for ethernet LEDs to operate correctly since default config does not comply with SODIMM204 pinout

SBC-T43

CM-T43 combined with SB-SOM-T43

SB-SOM-T43 Specific Provisions Populated only for SB-SOM-T43

Alternate usage of SATA signals

CM-T43 does not implement the SATA interface.
This provision allows SB-SOM-T43 to route signals otherwise
used for SATA, to a 100mil header

SB-SOM-T43 CAN BUS

SB-SOM-T43 PRIMARY DEBUG UART/RS-232

3,8 P1-3_UART2_TX
3,8 P1-5_UART2_RX



SB-SOM-T43 I2C USED FOR DVI DDC

3,8 P1-17_UART1_RTS
3,8 P1-15_UART1_CTS




USB1 Host VBUS monitoring

CM-T43 does not implement the BOOT_PWR_IN function on carrier board
interface pin 196.
This provision allows CM-T43 to monitor VBUS1 with SB-SOM-T43 board.

SB-SOM-T43 AC POWER & Detection

CM-T43 pin 181 = AC_DET
AC_DET Default settings:
1. Pulled to VCC_CM onboard CM-T43
2. Falling edge on AC_DET triggers
transition of CM-T43 from OFF/SUSPENDED
to WAIT_PWR_ON state.
Normally, CM-T43 then transitions from
WAIT_PWR_ON to ACTIVE state within
20seconds.




VBUS0 (OTG port) load switch control

CM-T43 can control VBUS0 source (U1 load switch) onboard SB-SOM-T43 through signal on P1-200.
Refer to CM-T43 hardware reference manual for additional details


USB CHARGER LOGIC

CM-T43 drives P1-192_RESERVED
HIGH (3.3V) whenever a USB charger is
detected on the device/host USB port
(P3 USB OTG connector, CM-T43 pins 176 & 178).
Please refer to CM-T43 hardware reference manual for additional details




CM-T43 2nd ETHERNET ACTIVITY LED

3,6 P1-57_LVDS_P3



SBC-iMX6UL


CL-SOM-iMX6UL combined with SB-SOM-iMX6UL



*SB-SOM-iMX6UL Specific Provisions
Populated only for SB-SOM-iMX6UL*

SBC-AM57x


CL-SOM-AM57X combined with SB-SOM-AM57x




SB-SOM-AM57x Specific Provisions Populated only for SB-SOM-AM57x

CAN bus


SOM-AM57x CAN1 interface is exposed through CL-SODIMM pins 54 & 55.



Provision to source PCIE0 REFCLK from GENERATOR to mini-PCI-E connector




2nd PCI-Express Provision




Provision to drive REFCLK GENERATOR from CoM/SoM sourced PCIE0 REFCLK



Provision to source generator source REFCLK from onboard source (U27)




SB-SOM PCI-Express REFCLK generator Provision



SBC-iMX7

CL-SOM-iMX7 combined with SB-SOM-iMX7



SB-SOM-iMX7 Specific Provisions Populated only for SB-SOM-iMX7

CL-SOM-iMX7 2nd ETHERNET ACTIVITY LED

3 P1-25_TMD5_DDC_SCL <<> OR <<> R264 >>> ETH2_LINK-LED_ACT 9

CL-SOM-iMX7 PCIe

3 P1-103_PCAM_DAT1/100DIFF_5P <<> 10K/1% R275 <<> 10K/1% R265
3 P1-101_PCAM_DAT0/100DIFF_5N <<> 10K/1% R276 <<> 10K/1% R266
3 PCIE0_REFCLKP <<> R276 <<> 40.0K/1% R266
3 PCIE0_REFCLKN <<> R277 <<> 40.0K/1% R267